




```
1  module tb;
2
3      reg[3:0] A,B;
4      reg enable;
5      reg [1:0] opcode;
6      wire [3:0] out ;
7      wire cout ;
8
9      alu DUT(A,B,enable,opcode,
              out);
10
11
12  initial
13  begin
14
15      repeat(100)
16      begin
17          A =    $random;
18          B =    $random;
19          enable = 1;
20          opcode = $random;
21          #10;
22      end
23
24  end
25  endmodule
26
27
28
29
```






```
1  module d_latch (  
2      input wire d, E,  
3      output reg q  
4  );  
5  
6  always @(*) begin  
7      if (E)  
8          q = d;  
9          else q = 0;  
10 end  
11  
12 endmodule  
13
```




```
1  module tb;
2
3  reg d, E;
4  wire q;
5
6
7  d_latch DUT (d,E,q);
8
9  initial begin
10     d = 0;
11     E = 0;
12
13
14     repeat(100) begin
15         #5;
16         d = $random;
17         E = $random;
18     end
19 end
20
21 endmodule
22
```






```
1  module ff #(parameter FF_TYPE = "DFF")
2  (
3      input clk , rst_n , d ,
4      output reg q , _q
5  );
6
7  always @ (posedge clk or !rst_n)
8  begin
9      if(!rst_n) q<=0;
10     else
11         begin
12             if(FF_TYPE == "DFF") q<=d;
13             else if(FF_TYPE == "TFF")
14                 begin
15                     if(d) q<= ~q;
16                     else q<= q ;
17                 end
18         end
19 end
20
21 always @ (*) _q = ~q;
22
23 endmodule
```


Blocking



non Blocking



Non blocking



Blocking

